View NLAS7242MUTBG_4541362.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2008 october, 2008 ? rev. 2 1 publication order number: nlas7242/d nlas7242 high-speed usb 2.0 (480 mbps) dpdt switches the nlas7242 is a dpdt switch optimized for high ? speed usb 2.0 applications within portable systems. it features ultra ? low on capacitance, c on = 7.5 pf (typ), and a bandwidth above 900 mhz. it is optimized for applications that use a single usb interface connector to route multiple signal types. the c on and r on of both channels are suitably low to allow the nlas7242 to pass any speed usb data or audio signals going to a moderately resistive terminal such as an external headset. the device is offered in a uqfn10 1.4 mm x 1.8 mm package. features ? optimized flow ? through pinout ? r on : 5.5 typ @ v cc = 4.2 v ? c on : 7.5 pf typ @ v cc = 3.3 v ? v cc range: 1.65 v to 4.5 v ? typical bandwidth: 900 mhz ? 1.4 mm x 1.8 mm x 0.50 mm uqfn10 ? ovt on common signal pins d+/d ? up to 5.25 v ? 8 kv esd protection on all pins ? this is a pb ? free device typical applications ? high speed usb 2.0 data ? mobile phones ? portable devices figure 1. application diagram nlas7242 usb connector hs usb xcvr fs usb xcvr or audio amp http://onsemi.com http://onsemi.com marking diagram ad = device code m = date code = pb ? free device 1 uqfn10 case 488at (note: microdot may be in either location) ad m device package shipping ? ordering information NLAS7242MUTBG uqfn0 (pb ? free) 3000/tape & reel ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specification brochure, brd8011/d.
nlas7242 http://onsemi.com 2 figure 2. pin connections and logic diagram (top view) 8 9 10 12 76 5 4 3 hsd2+ hsd2 ? d+ d ? hsd1+ hsd1 ? gnd oe v cc s control table 1. pin description pin function s control input oe output enable hsd1+, hsd1 ? , hsd2+, hsd2 ? , d+, d ? data ports table 2. truth table oe s hsd1+, hsd1 ? hsd2+, hsd2 ? 1 0 0 x 0 1 off on off off off on maximum ratings symbol pins parameter value unit v cc v cc positive dc supply voltage ? 0.5 to +5.5 v v is hsdn+, hsdn ? analog signal voltage ? 0.5 to v cc + 0.3 v d+, d ? ? 0.5 to +5.25 v in s, oe control input voltage, output enable voltage ? 0.5 to +5.5 v i cc v cc positive dc supply current 50 ma t s storage temperature ? 65 to +150 c i is_con hsdn+, hsdn ? , d+, d ? analog signal continuous current ? closed switch 300 ma i is_pk hsdn+, hsdn ? , d+, d ? analog signal continuous current 10% duty cycle 500 ma i in s, oe control input current, output enable current 20 ma stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above t he recommended operating conditions is not implied. extended exposure to stresses above the recommended operating conditions may af fect device reliability. recommended operating conditions symbol pins parameter min max unit v cc positive dc supply voltage 1.65 4.5 v v is hsdn+, hsdn ? analog signal voltage gnd v cc v d+, d ? gnd 4.5 minimum and maximum values are guaranteed through test or design across the recommended operating conditions, where applic- able. typical values are listed for guidance only and are based on the particular conditions listed for section, where applicab le. these conditions are valid for all values found in the characteristics tables unless otherwise specified in the test conditions.
nlas7242 http://onsemi.com 3 recommended operating conditions symbol unit max min parameter pins v in s, oe control input voltage, output enable voltage gnd v cc v t a operating temperature ? 40 + 85 c minimum and maximum values are guaranteed through test or design across the recommended operating conditions, where applic- able. typical values are listed for guidance only and are based on the particular conditions listed for section, where applicab le. these conditions are valid for all values found in the characteristics tables unless otherwise specified in the test conditions. esd protection symbol parameter value unit esd human body model ? all pins 8.0 kv dc electrical characteristics control input, output enable voltage (typical: t = 25 c) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max v ih s, oe control input, output enable high voltage (see figure 11) 2.7 3.3 4.2 1.25 1.25 1.25 ? ? v v il s, oe control input, output enable low voltage (see figure 11) 2.7 3.3 4.2 ? ? 0.4 0.4 0.5 v i in s, oe current input, output enable leakage current 0 v is v cc 1.65 ? 4.5 ? ? 1.0 a supply current and leakage (typical: t = 25 c, v cc = 3.3 v) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max i cc v cc quiescent supply current v is = v cc or gnd; i d = 0 a 1.65 ? 4.5 ? ? 1.0 a i oz off state leakage 0 v is v cc 1.65 ? 4.5 ? 0.1 1.0 a i off d+, d ? power off leakage current 0 v is v cc 0 ? ? 1.0 a limited v is swing on resistance (typical: t = 25 c) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max r on on ? resistance i on = 8 ma v is = 0 v to 0.4 v 2.7 3.3 4.2 ? 6.0 6.0 5.5 ? r flat on ? resistance flatness i on = 8 ma v is = 0 v to 0.4 v 2.7 3.3 4.2 ? 0.35 0.35 0.20 ? r on on ? resistance matching i on = 8 ma v is = 0 v to 0.4 v 2.7 3.3 4.2 ? 0.8 0.7 0.5 ?
nlas7242 http://onsemi.com 4 full v is swing on resistance (typical: t = 25 c) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max r on on ? resistance i on = 8 ma v is = 0 v to v cc 2.7 3.3 4.2 ? 9.3 8.7 7.5 ? r flat on ? resistance flatness i on = 8 ma v is = 0 v to v cc 2.7 3.3 4.2 ? 3.6 3.3 2.9 ? r on on ? resistance i on = 8 ma v is = 0 v to v cc 2.7 3.3 4.2 ? 0.8 0.7 0.5 ?
nlas7242 http://onsemi.com 5 ac electrical characteristics timing/frequency (typical: t = 25 c, v cc = 3.3 v, r l = 50 , c l = 35 pf, f = 1 mhz) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max t on closed to open turn ? on time (see figures 4 and 5) 1.65 ? 4.5 ? 13.0 30.0 ns t off open to closed turn ? off time (see figures 4 and 5) 1.65 ? 4.5 ? 12.0 25.0 ns t bbm break ? before ? make time (see figure 3) 1.65 ? 4.5 2.0 ? ? ns bw ? 3 db bandwidth c l = 5 pf 1.65 ? 4.5 ? 900 ? mhz isolation (typical: t = 25 c, v cc = 3.3 v, r l = 50 , c l = 5 pf) symbol pins parameter test conditions v cc (v) ? 40 c to +85 c unit min typ max o irr open off ? isolation (see figure 6) f = 240 mhz 1.65 ? 4.5 ? ? 21 ? db x talk hsdn+ to hsdn ? non ? adjacent channel crosstalk f = 240 mhz 1.65 ? 4.5 ? ? 21 ? db capacitance (typical: t = 25 c, v cc = 3.3 v, r l = 50 , c l = 5 pf) symbol pins parameter test conditions ? 40 c to +85 c unit min typ max c in s, oe control pin, output enable input capacitance v cc = 0 v, f = 1 mhz ? 1.5 ? pf v cc = 0 v, f = 10 mhz ? 1.0 ? c on d+ to hsd1+ or hsd2+ on capacitance v cc = 3.3 v; oe = 0 v, f = 1 mhz s = 0 v or 3.3 v ? 7.5 ? v cc = 3.3 v; oe = 0 v, f = 10 mhz s = 0 v or 3.3 v ? 6.5 ? c off hsd1n or hsd2n off capacitance v cc = v is = 3.3 v; oe = 0 v, s = 3.3 v or 0 v, f = 1 mhz ? 3.8 ? v cc = v is = 3.3 v; oe = 0 v, s = 3.3 v or 0 v, f = 10 mhz ? 2.0 ?
nlas7242 http://onsemi.com 6 figure 3. t bbm (time break ? before ? make) output dut 50 35 pf v cc switch select pin output input v cc gnd figure 4. t on /t off 50% 50% 90% 90% t on t off v oh output input v cc 0 v figure 5. t on /t off dut open 35 pf v cc input 50% 50% 10% t on t off output input v cc 0 v 10% 50 0.1 f t bmm output v out v ol v out v oh v ol dut open v cc input output 50 35 pf v out 0.1 f 50 % of droop voltage droop
nlas7242 http://onsemi.com 7 channel switch control/s test socket is normalized. off isolation is measured across an off channel. on loss is the bandwidth of an on switch. v iso , bandwidth and v onl are independent of the input signal direction. v iso = off channel isolation = 20 log for v in at 100 khz v onl = on channel loss = 20 log for v in at 100 khz to 50 mhz bandwidth (bw) = the frequency 3 db below v onl v ct = use v iso setup and test to all other switch analog input/outputs terminated with 50 output dut input 50 50 generator reference transmitted figure 6. off channel isolation/on channel loss (bw)/crosstalk (on channel to off channel)/v onl 50 v out v in v out v in detailed description high speed (480mbps) usb 2.0 optimized the nlas7242 is a dpdt switch designed for usb applications within portable systems. the r on and c on of both switches are maintained at industry ? leading low levels in order to ensure maximum signal integrity for usb 2.0 high speed data communication. the nlas7242 switch can be used to switch between high speed (480mbps) usb signals and a variety of audio or data signals such as full speed usb, uart or even a moderately resistive audio terminal. over voltage tolerant the nlas7242 features over voltage tolerant i/o protection on the common signal pins d+/d ? . this allows the switch to interface directly with a usb connector. the d+/d ? pins can withstand a short to v bus , up to 5.25 v, continuous dc current for up to 24 hours as specified in the usb 2.0 specification. this protection is achieved without the need for any external resistors or protection devices.
nlas7242 http://onsemi.com 8 nlas7242 figure 7. board schematic
nlas7242 http://onsemi.com 9 figure 8. signal quality figure 9. near end eye diagram
nlas7242 http://onsemi.com 10 near end test data: min max std. consecutive jitter range -61.64 113.30 ps -200 ps +200 ps paired jk jitter range -58.36 46.47 ps paired kj jitter range -62.00 81.30 ps no consecutive jitter range -66.69 69.37 ps -200 ps +200 ps paired jk jitter range -74.71 60.06 ps paired kj jitter range -58.86 70.90 ps figure 10. bandwidth vs. frequency frequency (hz) 1000 m 100 m 10 m 1 m ? 4.5 ? 4.0 ? 2.5 ? 2.0 ? 1.5 ? 1.0 ? 0.5 0 bandwidth (db) ? 3.0 ? 3.5 i cc leakage current as a function of v in voltage figure 11. i cc leakage current vs. v in voltage v in (v) ? 5.0e ? 04 0.0e+00 5.0e ? 04 1.0e ? 03 1.5e ? 03 2.0e ? 03 2.5e ? 03 3.0e ? 03 3.5e ? 03 0 0.5 1 1.5 2 2.5 3 3.5 4 i_in (a) 4.2 v 3.3 v 2.7 v
nlas7242 http://onsemi.com 11 package dimensions uqfn10 1.4x1.8, 0.4p case 488at ? 01 issue a mounting footprint* 10 x pitch 1 9 x scale 20:1 0.663 0.0261 0.200 0.0079 0.400 0.0157 0.225 0.0089 2.100 0.0827 1.700 0.0669 0.563 0.0221 mm inches *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. a b a1 0.05 c seating plane note 3 notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: millimeters 3. dimension b applies to plated terminal and is measured between 0.25 and 0.30 mm from terminal. 4. coplanarity applies to the exposed pad as well as the terminals. dim min max millimeters a 1.40 bsc a1 0.40 bsc 0.45 0.60 b d 0.30 0.50 e e l l1 0.00 0.05 pin 1 reference d a e b 0.10 c 2x 0.10 c 2x 0.05 c c l3 10 1 3 5 6 0.05 c 0.10 ca b 10 x e e/2 l 9 x 0.00 0.15 1.80 bsc 0.15 0.25 10x l1 detail a bottom view (optional) l3 0.40 0.60 0.127 ref a3 top view side view bottom view on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in dif ferent applications and actu al performance may vary over time. all operat- ing parameters, including ?typicals? must be validated for each customer application by customer?s technical experts. scillc d oes not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its of ficers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associ- ated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufact ure of the part. scillc is an equal opportunity/ affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5773 ? 3850 nlas7242/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your loca l sales representative

▲Up To Search▲

Price & Availability of NLAS7242MUTBG

	To Download NLAS7242MUTBG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .